

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Igarashi, et al.

Serial No.: Not Yet Assigned

Group Art Unit: Unknown

Filed: April 14, 2004

Examiner: Unknown

Title: LAYOUT DESIGN SYSTEM, LAYOUT DESIGN METHOD AND LAYOUT
DESIGN PROGRAM OF SEMICONDUCTOR INTEGRATED CIRCUIT, AND
METHOD OF MANUFACTURING THE SAME

EXPRESS MAIL NUMBER: EV 302280615 US DATE OF DEPOSIT: April 14, 2004

I hereby certify that this paper is being deposited with the United States Postal Service "EXPRESS MAIL Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Mail Stop - PATENT APPLICATION, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313.



Susan C. Pingue

* * *

PRELIMINARY AMENDMENT TO DIVISIONAL APPLICATION

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313

Mail Stop - PATENT APPLICATION

Sir:

Prior to examination of the above-identified application, which is a divisional of U.S. Patent Application Serial No. 10/122,402 filed on April 12, 2002:

Amendments to the Specification are reflected on page 2 of this paper:

Amendments to the Claims are reflected in the listing of claims which begins on page 3 of this paper.